A Built-in Self-Test System for External DRAM
Keywords:Built-in Self-Test System, external DRAM memory, DRAM memory faults, System on Chip
In the fast-growing Integrated Circuits (IC) industry, memory is one of the few keys to have systems with improved and fast performance. Only one transistor and a capacitor are required for Dynamic Random-Access Memory (DRAM) bit. It is widely used for mass storage. Although the high-efficiency tests are performed to provide the reliability of the memories, maintaining acceptable yield and quality is still the most critical task. To perform a high-speed effective test of DRAM memories, a built-in self-test (BIST) mechanism is proposed.
S. Martirosyan and G. Harutyunyan, “An efficient fault detection and diagnosis methodology for volatile and non-volatile memories”, Proceedings of International Conference Computer Science and Information Technologies (CSIT), Yerevan, Armenia, pp. 1-3, 2019.
Z. AL-ARS, DRAM Fault Analysis and Test Generation,Electrical Engineering, Mathematics and Computer Science, doctoral thesis, 2005.
Stephen St. Michael, Introduction to DRAM (Dynamic Random-Access Memory), Online. Available: https://www.allaboutcircuits.com/technical-articles/introductionto-dram-dynamic-random-access-memory, 2019.
K. Manju Priya, M. Menaka, “A survey on dram testing and its algorithms”, International Journal of Computer Science Trends and Technology (IJCST), vol. 2, no. 5, pp 1-3, 2014.
Jin-Fu Li, Advanced Reliable Systems (ARES), Dept. of Electrical Engineering National Central University Jhongli, Taiwan.
Y. Zorian, S. Shoukourian, K. Darbinyan, V. Vardanian and G. Harutyunyan, A Robust Solution for Embedded Memory Test and Repair, IEEE Asian Test Symposium, pp. 3-5, 2011.
V. A. Vardanian, Y. Zorian, G. Harutunyan, Minimal March tests for detection of dynamic faults in random access memories, Journal of Electronic Testing: Theory and Applications (JETTA), vol. 23, no. 1, pp. 1-3, February 2007.