A Novel Approach for Yield Optimization
Abstract
In this paper a novel approach for yield optimization is presented. While there are different types of defects or other issues affecting the yield, only the "extra conductive material" type (potentially causing shorts circuits) is studied. The approach tends to improve the yield of the IC layout by reducing the area which is sensitive to random defects, the so-called critical area.
References
R. Baldick, A.Kahng, A . Kennings, and I. Markov. " Effcient Optimization by Modifying the Ob jective Function" . IEEE Transactions on Circuits and Systems, Vol 48, No 8:947- 957,2001 .
C. Bamji and R. Varadarajan. "Leaf Cell and Hierarchical Compaction Techniques".Kluwer Academic Publishers, 1997.
A . V .Ferris-Prabhu."Introduction to Semiconductor Device Yield Modeling".Artech House Publishers,1992.
I. Koren. " Defect Tolerance in VLSI Circuits: Techniques and Yield Analisys" .Proceedings of the IEEE , Vol 86, No 9:1817-1836, September, 1998.
Ch. Weber, V. Sankaran, K.W. Tobin, and G.Scher. " Quantifying the Value of Ownership of Yield A nalysis Technologies" .IEEE Transactions on Semiconductor Manufacturing,Vol 15, No 4:411-419, November, 1998.
Downloads
Published
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
